

Appln No. Not Assigned  
Amdt date March 10, 2004

REMARKS/ARGUMENTS

The above identified patent application has been amended. Examination is hereby requested to take into consideration the claim amendments set forth above and the remarks set forth below.

In a recent office action for U.S. patent application 09/919,636, from which the present application is a continuation, the Examiner requested more detail as to the difference between CMOS and C<sup>3</sup>MOS, which is a short hand term for "current-controlled CMOS."


Such current-controlled CMOS technology is specifically referred to the present application's specification and also incorporated by reference U.S. patent application Ser. No. 09/484,856 (now U.S. Patent U.S. Patent 6,424,194. The cover sheet of this patent is included in the Appendix hereto for the Examiner's reference convenience.

The basic building block of the current-controlled CMOS logic family uses a pair of conventional MOSFETs that steer current between a pair of load devices in response to a difference between a pair of input signals. Thus, unlike conventional CMOS logic, current controlled CMOS logic dissipates static current and is able to operate at higher speeds.

Appln No. Not Assigned  
Amdt date March 10, 2004

Further included in the Appendix hereto for the Examiner's reference convenience are three additional U.S. Patent cover pages from U.S. Patents 5,929,654, 6,340,899 and 6,483,383, wherein such current-controlled CMOS circuitry is discussed.

Respectfully submitted,  
CHRISTIE, PARKER & HALE, LLP

  
By \_\_\_\_\_  
Richard J. Paciulan  
Reg. No. 28,248  
626/795-9900

RJP/cah

RJP PAS554454.1-\* 03/10/04 11:00 AM